

REPORT DOCUMENTATION PAGE

Form Approved
OMB No 0704-0188

②

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE November 1, 1993		3. REPORT TYPE AND DATES COVERED Final (3/90 - 9/93)	
4. TITLE AND SUBTITLE Concurrent Architectures for VLSI Signal and Image Processing				5. FUNDING NUMBERS DAAL03-90-G-0063	
6. AUTHOR(S) K. K. Parhi					
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Dept. of Electrical Engineering University of Minnesota 200 Union Street S.E. Minneapolis, MN 55455				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) U. S. Army Research Office P. O. Box 12211 Research Triangle Park, NC 27709-2211				10. SPONSORING / MONITORING AGENCY REPORT NUMBER ARO 27076.34 EL	
11. SUPPLEMENTARY NOTES The view, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.					
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution unlimited.				12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) This final report summarizes the research results obtained with support from ARO for the grant DAAL-90-G-0063 (27076-EL). In this project, we studied approaches for high-speed and low-power recursive and adaptive digital filtering and coding and design methodologies and synthesis for high-performance digital signal processing (DSP) systems.					
<div style="text-align: right; font-size: 1.5em; font-weight: bold;">94-06156</div> <div style="text-align: center; font-size: 1.5em; font-weight: bold;">94 2 24 119</div>					
14. SUBJECT TERMS High-speed Signal Processing, Pipelining, relaxed look-ahead, adaptive filtering, lattice filtering, DSP synthesis				15. NUMBER OF PAGES 6	
				16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UL		

AD-A276 124



Concurrent Architectures for VLSI Signal and Image Processing

Keshab K. Parhi, Principal Investigator

Associate Professor,
Department of Electrical Engineering
University of Minnesota
Minneapolis, MN 55455
Tel: (612) 624-4116/Fax: (612) 625-4583
Email: parhi@ee.umn.edu

or	
NTIS	GRANT
DTIC	TRC
US	1
J	
By	
DTIC	
Name	
Dist	Approved for Special
A-1	

1.

Introduction

This final report summarizes the research results obtained with support from ARO for the grant DAAL-90-G-0063 (27076-EL). In this project, we studied approaches for high-speed and low-power recursive and adaptive digital filtering and coding and design methodologies and synthesis for high-performance digital signal processing (DSP) systems. The publications which resulted from this grant [1]-[46] are arranged as book/chapters, journal publications, and conference publications.

2. Pipelined Recursive Digital Filtering

The feedback loop in recursive computations leads to the pipelining bottleneck. To break the bottleneck, we had proposed the *look-ahead* technique. The problems of look-ahead are two fold. First it requires increase in hardware overhead, and second, it leads to inexact pole-zero cancellation in a finite word length implementation. To investigate the degradation due to the second effect, we carried out a thorough finite word length analysis in pipelined recursive digital filters [7][25]. We concluded that at most one or two bits of increase in word length is needed to account for the inexact pole zero cancellation.

To reduce the hardware overhead, we adopted the *constrained filter design* approach. Instead of taking a sequential filter transfer function and pipeline it with look ahead, we addressed the problem of filter design from spectrum specifications with pipelining level as a constraint [14][33]. This approach not only reduced the hardware overhead but also eliminated the inexact pole zero cancellation. This is because during synthesis we can place zeros on unit circle to reduce the hardware cost. We demonstrated that basic, normalized, and scaled normalized lattice digital filters can also be pipelined and can be designed using the constrained filter design method [14][33]. In addition, we showed that the a known lattice filter structure can be derived by scaling another known structure [18][40]. These two previously known structures were derived using different approaches and their relation had not been established.

DTIC QUALITY INSPECTED 2

3. Coder Architectures

We demonstrated that a number of coders including Viterbi and Huffman decoders and source coders containing quantizer loops can be pipelined using the look-ahead technique in spite of the recursive feedback bottleneck [2][6][8][10][22][24][26][31].

4. Adaptive Digital Filters

We proposed a new method referred to as *relaxed look-ahead* to pipeline adaptive digital filters [1]. We proposed three forms of relaxation referred to as *sum*, *product*, and *delay* relaxations. Using these, we pipelined the least-mean-square (LMS) adaptive digital filter [13][32][35], the adaptive lattice digital filter [12][36][37], the adaptive differential vector quantizer [11][38][42], Kalman filter [20][46], the decision feedback equalizer [21][44], and the adaptive quantizers [45]. We also carried out the detailed finite word length analysis of the adaptive differential pulse code modulation coder using a pipelined LMS adaptive digital filter as its predictor [16][41] and implemented an integrated circuit chip for a video codec in 1.2 micron CMOS technology to demonstrate the impact of the relaxed look-ahead pipelined adaptive filters [4]. While presenting the paper based on this chip [4], we found that Hitachi (Japan) also presented a magnetic recording chip which used an almost identical adaptive filtering algorithm - this clearly shows the usefulness of our proposed adaptive filtering algorithm.

5. Design Methodologies and High Level Synthesis

We proposed a systematic *unfolding technique* to unfold bit-serial systems to digit-serial systems [5][23][27]. Furthermore, we also proposed a reverse *folding* technique to design hardware architectures for time-multiplexed DSP circuits [9][28]. These methodologies and loop scheduling and allocation were used to perform high-level synthesis of DSP systems for time-constrained and resource constrained systems using the Minnesota ARchitecture Synthesis (MARS) system [3][17][19][29] [34]. In addition, we proposed *life time analysis* to minimize the number of registers [30].

6. Tutorial Papers

We also wrote tutorial articles using the results of this project and other projects supported by NSF and ONR [15][39][43].

7. Academic Staff

In addition to the Principal Investigator, three students have been supported from this grant. Jin-Gyun Chung contributed to the recursive digital filtering problems. Since this grant has expired, Mr. Chung is now being supported by NSF and he is expected to complete his Ph.D. in summer 1994. Dr. Naresh Shanbhag contributed to relaxed look-ahead pipelined adaptive digital filter design. He completed his Ph.D. in summer 1993 and is now with AT&T Bell Laboratories in Murray Hill (NJ). Dr. Ching-Yi Wang worked on high-level synthesis and design methodologies. He was partially supported by this grant and partially supported by ONR. He is now my research associate.

8. Papers Published with ARO Grant Support Books and Book Chapters

- (1) N.R. Shanbhag, and K.K. Parhi, *Pipelined Adaptive Digital Filters*, Kluwer Academic Publishers, 1994
- (2) K.K. Parhi, "Parallel Processing and Pipelining in Huffman Decoder", (Chapter 12) in *VLSI Implementations for Image Communications*, Series Advances in Image Communications (Edited by Peter Pirsch), Vol. 2, Elsevier Science Publisher, Amsterdam, 1993, pp. 365-395
- (3) C.Y. Wang, and K.K. Parhi, "High-Level DSP Synthesis in the MARS System", in *VLSI Design Methodologies for Digital Signal Processing Architectures*, edited by M. Bayoumi, Kluwer Academic Press, 1993
- (4) N.R. Shanbhag, and K.K. Parhi, "VLSI Implementation of a 100 MHz Pipelined ADPCM Codec Chip", in *VLSI Signal Processing VI*, IEEE Press, Oct. 1993 (Proc. of the sixth IEEE VLSI Signal Processing Workshop, Veldhoven, Netherlands), pp. 114-122

Journal Publications

- (5) K.K. Parhi, "A Systematic Approach for Design of Digit-Serial Signal Processing Architectures", *IEEE Trans. on Circuits and Systems*, Vol. 38, No. 4, April 1991, pp. 358-375
- (6) K.K. Parhi, "Pipelining In Dynamic Programming Architectures", *IEEE Trans. on Signal Processing*, Vol. 39, No. 6, June 1991, pp. 1442-1450
- (7) K.K. Parhi, "Finite Word Effects in Pipelined Recursive Filters", *IEEE Trans. on Signal Processing*, Vol. 39, No. 6, June 1991, pp. 1450-1454
- (8) K.K. Parhi, "Pipelining in Algorithms with Quantizer Loops", *IEEE Trans. on Circuits and Systems*, Vol. 38, No. 7, July 1991, pp. 745-754
- (9) K.K. Parhi, C.Y. Wang, A.P. Brown, "Synthesis of Control Circuits in Folded Pipelined DSP Architectures", *IEEE Journal of Solid State Circuits*, Vol. 27, No. 1, January 1992, pp. 29-43
- (10) K.K. Parhi, "High-Speed VLSI Architectures for Huffman and Viterbi Decoders", *IEEE Trans. on Circuits and Systems, Part II: Analog and Digital Signal Processing*, Vol. 39, No. 6, June 1992, pp. 385-391
- (11) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Differential Vector Quantizer for Low-Power Speech Coding Applications", *IEEE Transactions on Circuits and Systems, Part II: Analog and Digital Signal Processing*, 40(5), May 1993, pp. 347-349
- (12) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Lattice Filter Architecture", *IEEE Trans. on Signal Processing*, 41(5), May 1993, pp. 1925-1939
- (13) N.R. Shanbhag, and K.K. Parhi, "Relaxed Look-Ahead Pipelined LMS Adaptive Filters and Their Application to ADPCM Coder", *IEEE Transactions on Circuits*

and Systems, Part II: Analog and Digital Signal Processing, Vol. 40(12), December 1993

- (14) J.-G. Chung, and K.K. Parhi, "Pipelining of Lattice IIR Digital Filters", *IEEE Transactions on Signal Processing*, 42(4), April 1994
- (15) K.K. Parhi, "High-Level Algorithm and Architecture Transformations for DSP Synthesis", *invited paper for Journal of VLSI Signal Processing*, (accepted October 1993)
- (16) N.R. Shanbhag, and K.K. Parhi, "Finite Precision Analysis of the ADPCM Coder", *IEEE Transactions on Circuits and Systems-Part II: Analog and Digital Signal Processing*, (accepted October 1993)
- (17) C.-Y. Wang, and K.K. Parhi, "High-Level DSP Synthesis using Concurrent Transformations, Scheduling, and Allocation", *Submitted to IEEE Transactions on Computer Aided Design*, July 1992 (Revised June 1993)
- (18) J.-G. Chung, and K.K. Parhi, "The Scaled Normalized Lattice Digital Filter", *Submitted to the IEEE Transactions on Circuits and Systems*, October 1992
- (19) C.-Y. Wang, and K.K. Parhi, "Resource Constrained Loop List Scheduler for DSP Algorithms", *Submitted to Journal of VLSI Signal Processing*, December 1992
- (20) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Kalman Filter Architecture", *Submitted to IEEE Trans. on Signal Processing*, April 1993
- (21) N.R. Shanbhag, and K.K. Parhi, "Pipelined Adaptive DFE Architectures using Relaxed Look-Ahead", *Submitted to IEEE Trans. on Signal Processing*, September 1993

Refereed Conference Publications

- (22) K.K. Parhi, "Look-Ahead in Dynamic Programming and Quantizer Loops", *IEEE International Symposium on Circuits and Systems*, Oregon, May 1989, (invited talk), pp. 1382-1387
- (23) K.K. Parhi, "Nibble-Serial Arithmetic Processor Designs via Unfolding", *IEEE ISCAS 1989* (invited talk), pp. 635-640
- (24) K.K. Parhi, "High-Speed Architectures for Dynamic Programming Problems", in *Proc. of 1990 IEEE International Conference on Acoustics, Speech, and Signal Processing*, April 1990, Albuquerque, pp. 1041-1044
- (25) K. K. Parhi, G.S. Munson, and L.Q. Pham, "Quantization Effects in High-Speed Pipelined Recursive Filters", in *Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing*, April 1990, Albuquerque, pp. 1743-1746
- (26) K.K. Parhi, "High-Speed Architectures for Algorithms with Quantizer Loops", in *Proc. of the IEEE International Symposium on Circuits and Systems*, May 1990, New Orleans (invited talk), pp. 2357-2360
- (27) K.K. Parhi, and C.Y. Wang, "Digit-Serial DSP Architectures", *Proceedings of the Third Conference on Application-Specific Array Processors*, September 1990,

- Princeton, IEEE Computer Society Press, pp. 341-351
- (28) C.Y. Wang, and K.K. Parhi, "Automatic Generation of Control Circuits in Pipelined DSP Architectures", in *Proceedings of the IEEE International Conference on Computer Design*, September 1990, Cambridge (MA), pp. 324-327
 - (29) C.-Y. Wang, and K.K. Parhi, "Dedicated DSP Architecture Synthesis using the MARS Design System", *Proc. of the 1991 IEEE Int. Conf. on Acoustics, Speech, and Signal Processing*, pp. 1253-1256, Toronto, May 1991
 - (30) K.K. Parhi, and J.-S. Lee, "Register Allocation for Design of Data Converters", *Proc. of the 1991 IEEE Int. Conf. on Acoustics, Speech, and Signal Processing*, pp. 1133-1136, Toronto, May 1991
 - (31) K.K. Parhi, "High-Speed Huffman Decoder Architectures", in *Proc. of Twenty-Fifth Annual Asilomar Conference on Signals, Systems, and Computers*, Nov. 4-6, 1991, Pacific Grove (CA), pp. 64-68
 - (32) N.R. Shanbhag, and K.K. Parhi, "A Pipelined LMS Adaptive Filter Architecture", in *Proc. of Twenty-Fifth Annual Asilomar Conference on Signals, Systems, and Computers*, Nov. 4-6, 1991, Pacific Grove (CA), pp. 668-672
 - (33) J-G. Chung, and K.K. Parhi, "Design of Pipelined Lattice IIR Digital Filters", in *Proc. of Twenty-Fifth Annual Asilomar Conference on Signals, Systems, and Computers*, Nov. 4-6, 1991, Pacific Grove (CA), pp. 1021-1025
 - (34) C.-Y. Wang, and K.K. Parhi, "High-Level DSP Synthesis using Mars System", in *Proc. of the IEEE International Symposium on Circuits and Systems*, San Diego, May 1992 (invited talk), pp. 164-167
 - (35) N.R. Shanbhag, and K.K. Parhi, "A High-Speed Architecture for ADPCM Coder and Decoder", in *Proc. of the IEEE International Symposium on Circuits and Systems*, San Diego, May 1992, pp. 1499-1502
 - (36) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Lattice Filter Architecture", in *Proc. of the IEEE International Symposium on Circuits and Systems*, San Diego, May 1992, pp. 2196-2199
 - (37) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Lattice Filter Architecture", *Proc. of the 1992 European Signal Processing Conference*, August 24-28, 1992, Brussels (Belgium), pp. 1057-1060
 - (38) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Differential Vector Quantizer for Real-Time Video Compression", *Proc. of the IEEE Workshop on Visual Signal Processing and Communications*, September 1992, Raleigh, North Carolina, pp. 9-14
 - (39) K.K. Parhi, "Impact of Architecture Choices on DSP Circuits", *Proc. of the IEEE TENCON: Region 10 Int. Conference on Computers, Communications, and Automation*, Nov. 9-13, 1992, Melbourne, Australia, pp. 784-788 (invited talk)
 - (40) J.-G. Chung, and K.K. Parhi, "The Scaled Normalized Lattice Digital Filter", *Proc. of the 1993 IEEE Int. Symp. on Circuits and Systems*, May 1993, Chicago, pp. 483-486

- (41) N.R. Shanbhag, and K.K. Parhi, "Roundoff Error Analysis of the Pipelined ADPCM Coder", *Proc. of the 1993 IEEE Int. Symp. on Circuits and Systems*, May 1993, Chicago, pp. 886-889
- (42) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Adaptive Differential Vector Quantizer for Low-Power Speech Compression", *Proc. of the 1993 IEEE Int. Symp. on Circuits and Systems*, May 1993, Chicago, pp. 1956-1958
- (43) K.K. Parhi, "Algorithms and Architectures for High-Speed or Low-Power Digital Signal Processing", *Proceedings of the 4th International Conference on Advances in Communications and Control (COMCON 4)*, Rhodes, Greece, June 14-18, 1993
- (44) N.R. Shanbhag, and K.K. Parhi, "Pipelined Adaptive DFE Architectures", *Proc. of the SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations IV, 1993 Int. Symp. on Optical Appl. Sci. and Eng.*, July 11-16, 1993, San Diego (CA)
- (45) N.R. Shanbhag, and K.K. Parhi, "Pipelined Adaptive Quantizers using Relaxed Look-Ahead", in *Proc. of the 1993 IEEE Workshop on VLSI in Communications*, Sept. 15-17, 1993, Stanford Sierra Camp, Lake Tahoe, California
- (46) N.R. Shanbhag, and K.K. Parhi, "A Pipelined Kalman Filter Architecture", *Proc. of the 27th Annual Asilomar Conf. on Signals, Systems, and Computers*, Nov. 1-3, 1993, Pacific Grove (CA)